Development and Verification of Iterative Decoder for LDPC-RS Product Codes

نویسندگان

  • K S Gurumurthy
  • D. J. C. MacKay
  • David J. C. MacKay
  • P. G. Farrell
  • L. J. Arnone
  • Seiichi Mita
چکیده

LDPC codes provide good random error performance nearer to Shannon limit. The LDPC codes have some residue errors which cannot be corrected even after large number of iterations such errors can be corrected by concatenating LDPC codes with RS codes. This paper describes the development of an iterative decoder scheme for LDPC-RS product codes which made LDPC codes and Turbo codes popular. The iterative structure consists of a soft decision decoding of LDPC codes and hard decision decoding of RS codes. The concatenated scheme provides higher performance than the iterative decoder for LDPC codes. The iterative scheme is developed in MATLAB and FPGA kit is used for practical verification.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Serial Concatenation and Joint Iterative Decoding of LDPC Codes and Reed-Solomon Codes

In this paper, a serial concatenation scheme and its iterative decoding algorithm between Low Density Parity Check codes (LDPC) and Reed-Solomon codes are proposed. For the decoder, the soft output values delivered by LDPC are used as reliability values to perform the Chase decoding of Reed-Solomon (RS) codes which return soft information to LDPC decoder. This approach presents an option scheme...

متن کامل

FPGA Prototyping Approach for the Validation of Efficient Iterative Decoders in Digital Communication Systems

Algorithm-Architecture-Matching approach for iterative processing (“turbo” principle) in the digital communications systems can be applied for designing efficient architectures. In this context, rapid prototyping is an important step in the development and verification of architectural solutions. The goal is to replace time-consuming simulations based on abstract models of the system with realt...

متن کامل

Iterative Channel Decoding of FEC-Based Multiple Descriptions using LDPC-RS Product Codes

Product code has been proposed as a promising technique for cloud transmission of multimedia information, because of its superior error correcting capabilities. In this paper we study product code based on a vertical low-density parity check (LDPC) code and horizontal Reed-Solomon (RS) code for transmission of progressively coded image and propose an iterative decoding algorithm. The transmitte...

متن کامل

Design of LDPC Decoders for Low Error Rate Performance

Many classes of high-performance low-density parity-check (LDPC) codes are based on parity check matrices composed of permutation submatrices. We describe the design of a parallel-serial decoder architecture that can be used to map any LDPC code with such structure to a hardware emulation platform. High-throughput emulation allows for the exploration of the low bit error rate (BER) region and p...

متن کامل

Cross-Layer Iterative Decoding of Irregular LDPC using Cyclic Redundancy Check Codes

This paper presents a cross layer iterative decoder for irregular Low-Density Parity-Check (LDPC) coded system by using Cyclic Redundancy Check (CRC) codes. The key idea of the decoder is to use the correctly decoded frame to help correcting the left erroneous ones. To accomplish this, the decoder digs the useful information between layers by using the cross layer design method and an iterative...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015